dblp.uni-trier.dewww.uni-trier.de

Norbert Felber

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
21EEC. Hess, M. Wenk, Andreas Burg, P. Luethi, Christoph Studer, Norbert Felber, Wolfgang Fichtner: Reduced-complexity mimo detector with close-to ml error rate performance. ACM Great Lakes Symposium on VLSI 2007: 200-203
20EEStefan Lemsitzer, Johannes Wolkerstorfer, Norbert Felber, Matthias Braendli: Multi-gigabit GCM-AES Architecture Optimized for FPGAs. CHES 2007: 227-238
19EES. Haene, Andreas Burg, P. Luethi, Norbert Felber, Wolfgang Fichtner: FFT Processor for OFDM Channel Estimation. ISCAS 2007: 1417-1420
18EEP. Luethi, Andreas Burg, S. Haene, David Perels, Norbert Felber, Wolfgang Fichtner: VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition. ISCAS 2007: 1421-1424
17EETim Weyrich, Simon Heinzle, Timo Aila, Daniel B. Fasnacht, Stephan Oetiker, Mario Botsch, Cyril Flaig, Simon Mall, Kaspar Rohrer, Norbert Felber, Hubert Kaeslin, Markus H. Gross: A hardware architecture for surface splatting. ACM Trans. Graph. 26(3): 90 (2007)
2006
16EEFrank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: GALS at ETH Zurich: Success or Failure. ASYNC 2006: 150-159
15EEFelix Bürgin, Flavio Carbognani, Martin Hediger, Hektor Meier, Robert Meyer-Piening, Rafael Santschi, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm. DAC 2006: 558-561
14EEFlavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: Two-phase resonant clocking for ultra-low-power hearing aid applications. DATE 2006: 73-78
13EEFlavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: 42% power savings through glitch-reducing clocking strategy in a hearing aid application. ISCAS 2006
12EEAndreas Burg, S. Haene, David Perels, P. Luethi, Norbert Felber, Wolfgang Fichtner: Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems. ISCAS 2006
11EEM. Wenk, M. Zellweger, Andreas Burg, Norbert Felber, Wolfgang Fichtner: K-best MIMO detection VLSI architectures achieving up to 424 Mbps. ISCAS 2006
10EES. Haene, Andreas Burg, David Perels, P. Luethi, Norbert Felber, Wolfgang Fichtner: Silicon implementation of an MMSE-based soft demapper for MIMO-BICM. ISCAS 2006
9EEFrank K. Gürkaynak, Stephan Oetiker, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Design Challenges for a Differential-Power-Analysis Aware GALS-based AES Crypto ASIC. Electr. Notes Theor. Comput. Sci. 146(2): 133-149 (2006)
2005
8EEFlavio Carbognani, Felix Bürgin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications. PATMOS 2005: 446-455
2004
7EEFrank K. Gürkaynak, Andreas Burg, Norbert Felber, Wolfgang Fichtner, D. Gasser, F. Hug, Hubert Kaeslin: A 2 Gb/s balanced AES crypto-chip implementation. ACM Great Lakes Symposium on VLSI 2004: 39-44
2002
6EEThomas Villiger, Stephan Oetiker, Frank K. Gürkaynak, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner: A Functional Test Methodology for Globally-Asynchronous Locally-Synchronous Systems. ASYNC 2002: 181-189
2001
5EEJ. Thalheim, Norbert Felber, Wolfgang Fichtner: A new approach for controlling series-connected IGBT modules. ISCAS (3) 2001: 69-72
4EEManfred Stadler, Markus Thalmann, Thomas Röwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Design and Verification of a Stack Processor Virtual Component. IEEE Micro 21(2): 69-80 (2001)
1999
3 Manfred Stadler, Thomas Röwer, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner, Markus Thalmann: Functional verification of intellectual properties (IP): a simulation-based solution for an application-specific instruction-set processor. ITC 1999: 414-420
1993
2 H. Bonnenberg, Andreas Curiger, Norbert Felber, Hubert Kaeslin, R. Zimmermann, Wolfgang Fichtner: VINCI: Secure Test of a VLSI High-Speed Encryption System. ITC 1993: 782-790
1991
1 H. Bonnenberg, Andreas Curiger, Norbert Felber, Hubert Kaeslin, Xuejia Lai: VLSI Implementation of a New Block Cipher. ICCD 1991: 510-513

Coauthor Index

1Timo Aila [17]
2H. Bonnenberg [1] [2]
3Mario Botsch [17]
4Matthias Braendli [20]
5Andreas Burg [7] [10] [11] [12] [18] [19] [21]
6Felix Bürgin [8] [13] [14] [15]
7Flavio Carbognani [8] [13] [14] [15]
8Andreas Curiger [1] [2]
9Daniel B. Fasnacht [17]
10Wolfgang Fichtner [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [18] [19] [21]
11Cyril Flaig [17]
12D. Gasser [7]
13Markus H. Gross [17]
14Frank K. Gürkaynak [6] [7] [9] [16]
15S. Haene [10] [12] [18] [19]
16Martin Hediger [15]
17Simon Heinzle [17]
18C. Hess [21]
19F. Hug [7]
20Hubert Kaeslin [1] [2] [3] [4] [6] [7] [8] [9] [13] [14] [15] [16] [17]
21Xuejia Lai [1]
22Stefan Lemsitzer [20]
23P. Luethi [10] [12] [18] [19] [21]
24Simon Mall [17]
25Hektor Meier [15]
26Robert Meyer-Piening [15]
27Stephan Oetiker [6] [9] [16] [17]
28David Perels [10] [12] [18]
29Kaspar Rohrer [17]
30Thomas Röwer [3] [4]
31Rafael Santschi [15]
32Manfred Stadler [3] [4]
33Christoph Studer [21]
34J. Thalheim [5]
35Markus Thalmann [3] [4]
36Thomas Villiger [6]
37M. Wenk [11] [21]
38Tim Weyrich [17]
39Johannes Wolkerstorfer [20]
40M. Zellweger [11]
41R. Zimmermann [2]

Colors in the list of coauthors

Copyright © Wed May 28 02:56:03 2008 by Michael Ley (ley@uni-trier.de)