dblp.uni-trier.dewww.uni-trier.de

Seyed Ghassem Miremadi

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
51EENavid Farazmand, Mahdi Fazeli, Seyed Ghassem Miremadi: FEDC: Control Flow Error Detection and Correction for Embedded Systems without Program Interruption. ARES 2008: 33-38
50EEMehdi Dehbashi, Vahid Lari, Seyed Ghassem Miremadi, Mohammad Shokrollah-Shirazi: Fault Effects in FlexRay-Based Networks with Hybrid Topology. ARES 2008: 491-496
49EENima Mehdizadeh, Mohammad Shokrolah-Shirazi, Seyed Ghassem Miremadi: Analyzing fault effects in the 32-bit OpenRISC 1200 microprocessor. ARES 2008: 648-652
48EEMojtaba Amiri-Kamalabad, Seyed Ghassem Miremadi, Mahdi Fazeli: A Power Efficient Approach to Fault-Tolerant Register File Design. VLSI Design 2008: 21-26
2007
47EEMostafa Shaad Zolpirani, Mohammad-Mahdi Bidmeshki, Seyed Ghassem Miremadi: The Effect of Routing-Update Time on Network's Performability. AICCSA 2007: 655-658
46EEN. Amini, Mahdi Fazeli, Seyed Ghassem Miremadi, M. T. Manzuri: Distance-Based Segmentation: An Energy-Efficient Clustering Hierarchy for Wireless Microsensor Networks. CNSR 2007: 18-25
45EEAlireza Ejlali, Bashir M. Al-Hashimi, Paul M. Rosinger, Seyed Ghassem Miremadi: Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks. DATE 2007: 1647-1652
44EEMahdi Fazeli, Ahmad Patooghy, Seyed Ghassem Miremadi, Alireza Ejlali: Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies. DSN 2007: 276-285
43EEMostafa Shaad Zolpirani, Mohammad-Mahdi Bidmeshki, Seyed Ghassem Miremadi: Improving Network's Performability Using Parallel Processing. ICN 2007: 40
42EEHamid R. Zarandi, Seyed Ghassem Miremadi, Costas Argyrides, Dhiraj K. Pradhan: Fast SEU Detection and Correction in LUT Configuration Bits of SRAM-based FPGAs. IPDPS 2007: 1-6
41EEHakem Beitollahi, Seyed Ghassem Miremadi, Geert Deconinck: Fault-Tolerant Earliest-Deadline-First Scheduling Algorithm. IPDPS 2007: 1-6
40EEHamid R. Zarandi, Seyed Ghassem Miremadi, Dhiraj K. Pradhan, Jimson Mathew: Soft Error Mitigation in Switch Modules of SRAM-based FPGAs. ISCAS 2007: 141-144
39EEHamid R. Zarandi, Seyed Ghassem Miremadi, Dhiraj K. Pradhan, Jimson Mathew: CAD-Directed SEU Susceptibility Reduction in FPGA Circuits Designs. ISCAS 2007: 3675-3678
38EEHamid R. Zarandi, Seyed Ghassem Miremadi, Costas Argyrides, Dhiraj K. Pradhan: CLB-based Detection and Correction of Bit-flip faults in SRAM-based FPGAs. ISCAS 2007: 3696-3699
37EEHamid R. Zarandi, Seyed Ghassem Miremadi, Dhiraj K. Pradhan, Jimson Mathew: SEU-Mitigation Placement and Routing Algorithms and Their Impact in SRAM-Based FPGAs. ISQED 2007: 380-385
36EEVahid Lari, Mehdi Dehbashi, Seyed Ghassem Miremadi, Navid Farazmand: Assessment of Message Missing Failures in FlexRay-Based Networks. PRDC 2007: 191-194
35EEAhmad Patooghy, Mahdi Fazeli, Seyed Ghassem Miremadi: A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips. PRDC 2007: 264-267
34EEHamid R. Zarandi, Seyed Ghassem Miremadi: Dependability evaluation of Altera FPGA-based embedded systems subjected to SEUs. Microelectronics Reliability 47(2-3): 461-470 (2007)
2006
33EEAhmad Patooghy, Seyed Ghassem Miremadi, A. Javadtalab, Mahdi Fazeli, Navid Farazmand: A Solution to Single Point of Failure Using Voter Replication and Disagreement Detection. DASC 2006: 171-176
32EEYasser Sedaghat, Seyed Ghassem Miremadi, Mahdi Fazeli: A Software-Based Error Detection Technique Using Encoded Signatures. DFT 2006: 389-400
31EEMahdi Kefayati, Hamid R. Rabiee, Seyed Ghassem Miremadi, Ahmad Khonsari: Misbehavior resilient multi-path data transmission in mobile ad-hoc networks. SASN 2006: 91-100
30EEAlireza Ejlali, Bashir M. Al-Hashimi, Marcus T. Schmitz, Paul M. Rosinger, Seyed Ghassem Miremadi: Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems. IEEE Trans. VLSI Syst. 14(4): 323-335 (2006)
29EEAmir Rajabzadeh, Seyed Ghassem Miremadi: Transient detection in COTS processors using software approach. Microelectronics Reliability 46(1): 124-133 (2006)
28EEHamid R. Zarandi, Seyed Ghassem Miremadi: A fault-tolerant cache architecture based on binary set partitioning. Microelectronics Reliability 46(1): 86-99 (2006)
27EEAmir Rajabzadeh, Seyed Ghassem Miremadi: CFCET: A hardware-based control flow checking technique in COTS processors using execution tracing. Microelectronics Reliability 46(5-6): 959-972 (2006)
2005
26EEMahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi: A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems. DFT 2005: 266-274
25EEHamid R. Zarandi, Seyed Ghassem Miremadi: Hierarchical Multiple Associative Mapping in Cache Memories. ECBS 2005: 95-101
24EEReza Farivar, Mahdi Fazeli, Seyed Ghassem Miremadi: Directed Flooding: A Fault-Tolerant Routing Protocol for Wireless Sensor Networks. ICW/ICHSN/ICMCS/SENET 2005: 395-399
23EEAlireza Ejlali, Marcus T. Schmitz, Bashir M. Al-Hashimi, Seyed Ghassem Miremadi, Paul M. Rosinger: Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy. ISLPED 2005: 281-286
22EEHamid R. Zarandi, Seyed Ghassem Miremadi: Soft Error Mitigation in Cache Memories of Embedded Systems by Means of a Protected Scheme. LADC 2005: 121-130
21EEMahdi Fazeli, Reza Farivar, Shaahin Hessabi, Seyed Ghassem Miremadi: A Fault Tolerant Approach to Object Oriented Design and Synthesis of Embedded Systems. LADC 2005: 143-153
20EEHassan Salmani, Seyed Ghassem Miremadi: Contribution of Controller Area Networks Controllers to Masquerade Failures. PRDC 2005: 310-316
19EEAmir Rajabzadeh, Seyed Ghassem Miremadi: A Hardware Approach to Concurrent Error Detection Capability Enhancement in COTS Processors. PRDC 2005: 83-90
18 Hassan Salmani, Seyed Ghassem Miremadi: Assessment of Message Missing Failures in CAN-based Systems. Parallel and Distributed Computing and Networks 2005: 387-392
17 Hakem Beitollahi, Seyed Ghassem Miremadi: Performance Evaluation of Fault-Tolerant Scheduling Algorithms in Real-Time Multiprocessor Systems. Parallel and Distributed Computing and Networks 2005: 479-484
16 Somayeh Timarchi, Seyed Ghassem Miremadi, Ali Reza Ejlali: Evaluation of Some Exponential Random Number Generators Implemented by FPGA. Parallel and Distributed Computing and Networks 2005: 578-583
2004
15 Hamid R. Zarandi, Seyed Ghassem Miremadi, Shaahin Hessabi, Ali Reza Ejlali: A Mixed-Mode Simulation-Based Environment to Test and Dependability Assessment of HDL Models. ESA/VLSI 2004: 582-588
14EEHamid R. Zarandi, Seyed Ghassem Miremadi, Hamid Sarbazi-Azad: Fault Detection Enhancement in Cache Memories Using a High Performance Placement Algorithm. IOLTS 2004: 101-108
13EEAmir Rajabzadeh, Seyed Ghassem Miremadi, Mirzad Mohandespour: Experimental Evaluation of Master/Checker Architecture Using Power Supply- and Software-Based Fault Injection. IOLTS 2004: 239-246
12 Mohammad Hadi Valavi, Seyed Ghassem Miremadi: Reliability Evaluation Using Fault Trees Based on Monte Carlo Simulation. MSV/AMCS 2004: 477-480
11EEGhazanfar Asadi, Seyed Ghassem Miremadi, Hamid R. Zarandi, Ali Reza Ejlali: Evaluation of Fault-Tolerant Designs Implemented on SRAM-Based FPGAs. PRDC 2004: 327-332
10EEAmir Rajabzadeh, Mirzad Mohandespour, Seyed Ghassem Miremadi: Error Detection Enhancement in COTS Superscalar Processors with Event Monitoring Features. PRDC 2004: 49-54
9EEHamid R. Zarandi, Seyed Ghassem Miremadi: A Highly Fault Detectable Cache Architecture for Dependable Computing. SAFECOMP 2004: 45-59
8EEAlireza Ejlali, Seyed Ghassem Miremadi: FPGA-based Monte Carlo simulation for fault tree analysis. Microelectronics Reliability 44(6): 1017-1028 (2004)
7EEAlireza Ejlali, Seyed Ghassem Miremadi: FPGA-based fault injection into switch-level models. Microprocessors and Microsystems 28(5-6): 317-327 (2004)
2003
6EEAli Reza Ejlali, Seyed Ghassem Miremadi: Switch-level emulation. DAC 2003: 644-649
5EEHamid R. Zarandi, Seyed Ghassem Miremadi, Ali Reza Ejlali: Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models. DFT 2003: 485-492
4EEAli Reza Ejlali, Seyed Ghassem Miremadi, Hamid R. Zarandi, Ghazanfar Asadi, Siavash Bayat Sarmadi: A Hybrid Fault Injection Approach Based on Simulation and Emulation Co-operation. DSN 2003: 479-
3EESeyed Ghassem Miremadi, Ali Reza Ejlali: Switch Level Fault Emulation. FPL 2003: 849-858
2EEHamid R. Zarandi, Seyed Ghassem Miremadi, Ali Reza Ejlali: Fault Injection into Verilog Models for Dependability Evaluation of Digital Systems. ISPDC 2003: 281-
2002
1EESiavash Bayat Sarmadi, Seyed Ghassem Miremadi, Ghazanfar Asadi, Ali Reza Ejlali: Fast Prototyping with Co-operation of Simulation and Emulation. FPL 2002: 15-25

Coauthor Index

1Bashir M. Al-Hashimi [23] [30] [45]
2N. Amini [46]
3Mojtaba Amiri-Kamalabad [48]
4Costas Argyrides [38] [42]
5Hossein Asadi (Ghazanfar Asadi) [1] [4] [11]
6Hakem Beitollahi [17] [41]
7Mohammad-Mahdi Bidmeshki [43] [47]
8Geert Deconinck [41]
9Mehdi Dehbashi [36] [50]
10Ali Reza Ejlali [1] [2] [3] [4] [5] [6] [11] [15] [16]
11Alireza Ejlali [7] [8] [23] [30] [44] [45]
12Navid Farazmand [33] [36] [51]
13Reza Farivar [21] [24] [26]
14Mahdi Fazeli [21] [24] [26] [32] [33] [35] [44] [46] [48] [51]
15Shaahin Hessabi [15] [21]
16A. Javadtalab [33]
17Mahdi Kefayati [31]
18Ahmad Khonsari [31]
19Vahid Lari [36] [50]
20M. T. Manzuri [46]
21Jimson Mathew [37] [39] [40]
22Nima Mehdizadeh [49]
23Mirzad Mohandespour [10] [13]
24Ahmad Patooghy [33] [35] [44]
25Dhiraj K. Pradhan [37] [38] [39] [40] [42]
26Hamid R. Rabiee [31]
27Amir Rajabzadeh [10] [13] [19] [27] [29]
28Paul M. Rosinger [23] [30] [45]
29Hassan Salmani [18] [20]
30Hamid Sarbazi-Azad [14]
31Siavash Bayat Sarmadi [1] [4]
32Marcus T. Schmitz [23] [30]
33Yasser Sedaghat [32]
34Mohammad Shokrolah-Shirazi [49]
35Mohammad Shokrollah-Shirazi [50]
36Somayeh Timarchi [16]
37Mohammad Hadi Valavi [12]
38Hamid R. Zarandi [2] [4] [5] [9] [11] [14] [15] [22] [25] [28] [34] [37] [38] [39] [40] [42]
39Mostafa Shaad Zolpirani [43] [47]

Colors in the list of coauthors

Copyright © Wed May 28 02:56:03 2008 by Michael Ley (ley@uni-trier.de)