dblp.uni-trier.dewww.uni-trier.de

Takayasu Sakurai

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
40EETakayasu Sakurai: Meeting with the Forthcoming IC Design "The Era of Power, Variability and NRE Explosion and a Bit of the Future". ASP-DAC 2007
39EEHiroshi Kawaguchi, Danardono Dwi Antono, Takayasu Sakurai: Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines. IEICE Transactions 90-A(12): 2669-2681 (2007)
38EEFayez Robert Saliba, Hiroshi Kawaguchi, Takayasu Sakurai: A Self-Alignment Row-by-Row Variable-VDD Scheme Reducing 90% of Active-Leakage Power in SRAM's. IEICE Transactions 90-C(4): 743-748 (2007)
37EEKoichi Ishida, Atit Tamtrakarn, Hiroki Ishikuro, Makoto Takamiya, Takayasu Sakurai: An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors. IEICE Transactions 90-C(4): 786-792 (2007)
36EEKiichi Niitsu, Noriyuki Miura, Mari Inoue, Yoshihiro Nakagawa, Masamoto Tago, Masayuki Mizuno, Takayasu Sakurai, Tadahiro Kuroda: Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link. IEICE Transactions 90-C(4): 829-835 (2007)
2006
35EEKoichi Ishida, Atit Tamtrakarn, Takayasu Sakurai: A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression. ASP-DAC 2006: 98-99
34EEKyeong-Sik Min, Hun-Dae Choi, H.-Y. Choi, Hiroshi Kawaguchi, Takayasu Sakurai: Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-V/sub DD/ LSIs. IEEE Trans. VLSI Syst. 14(4): 430-435 (2006)
33EEDanardono Dwi Antono, Kenichi Inagaki, Hiroshi Kawaguchi, Takayasu Sakurai: Simple Waveform Model of Inductive Interconnects by Delayed Quadratic Transfer Function with Application to Scaling Trend of Inductive Effects in VLSI's. IEICE Transactions 89-A(12): 3569-3578 (2006)
32EECanh Quang Tran, Hiroshi Kawaguchi, Takayasu Sakurai: Low-Power Low-Leakage FPGA Design Using Zigzag Power Gating, Dual-VTH/VDD and Micro-VDD-Hopping. IEICE Transactions 89-C(3): 280-286 (2006)
31EEDaisuke Mizoguchi, Noriyuki Miura, Takayasu Sakurai, Tadahiro Kuroda: A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology. IEICE Transactions 89-C(3): 320-326 (2006)
30EEDanardono Dwi Antono, Kenichi Inagaki, Hiroshi Kawaguchi, Takayasu Sakurai: Trends of On-Chip Interconnects in Deep Sub-Micron VLSI. IEICE Transactions 89-C(3): 392-394 (2006)
2005
29EECanh Quang Tran, Hiroshi Kawaguchi, Takayasu Sakurai: More than two orders of magnitude leakage current reduction in look-up table for FPGAs. ISCAS (5) 2005: 4701-4704
28EEHiroshi Kawaguchi, Youngsoo Shin, Takayasu Sakurai: /spl mu/ITRON-LP: power-conscious real-time OS based on cooperative voltage scaling for multimedia applications. IEEE Transactions on Multimedia 7(1): 67-74 (2005)
27EEKyeong-Sik Min, Kouichi Kanda, Hiroshi Kawaguchi, Kenichi Inagaki, Fayez Robert Saliba, Hoon-Dae Choi, Hyun-Young Choi, Daejeong Kim, Dong Myong Kim, Takayasu Sakurai: Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's. IEICE Transactions 88-C(4): 760-767 (2005)
26EEKeisuke Toyama, Satoshi Misaka, Kazuo Aisaka, Toshiyuki Aritsuka, Kunio Uchiyama, Koichiro Ishibashi, Hiroshi Kawaguchi, Takayasu Sakurai: Frequency-voltage cooperative CPU power control: A design rule and its application by feedback prediction. Systems and Computers in Japan 36(6): 39-48 (2005)
2003
25EEJan M. Rabaey, Dennis Sylvester, David Blaauw, Kerry Bernstein, Jerry Frenkil, Mark Horowitz, Wolfgang Nebel, Takayasu Sakurai, Andrew Yang: Reshaping EDA for power. DAC 2003: 15
2002
24EETakayasu Sakurai: Minimizing power across multiple technology and design levels. ICCAD 2002: 24-27
23EEKyeong-Sik Min, Young-Hee Kim, Jin-Hong Ahn, Jin-Yong Chung, Takayasu Sakurai: CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits. ISCAS (5) 2002: 545-548
22EEKoichi Nose, Takayasu Sakurai: Power-conscious interconnect buffer optimization with improved modeling of driver MOSFET and Its implications to bulk and SOI CMOS technology. ISLPED 2002: 24-29
21EETakayasu Sakurai: Low-Power and High-Speed V VLSI Design with Low Supply Voltage through Cooperation between Levels (invited). ISQED 2002: 445-450
20EESeongsoo Lee, Seungjun Lee, Takayasu Sakurai: Energy-Constrained VDD Hopping Scheme with Run-Time Power Estimation for Low-Power Real-Time VLSI Systems. Journal of Circuits, Systems, and Computers 11(6): 601-620 (2002)
2001
19EEYoungsoo Shin, Takayasu Sakurai: Coupling-Driven Bus Design for Low-Power Application-Specific Systems. DAC 2001: 750-753
18EEHiroshi Kawaguchi, Gang Zhang, Seongsoo Lee, Takayasu Sakurai: An LSI for VDD-hopping and MPEG4 system based on the chip. ISCAS (4) 2001: 918-921
17EETakashi Inukai, Toshiro Hiramoto, Takayasu Sakurai: Variable threshold CMOS (VTCMOS) in series connected circuits. ISLPED 2001: 201-206
16EEMasayuki Hirabayashi, Koichi Nose, Takayasu Sakurai: Design methodology and optimization strategy for dual-VTH scheme using commercially available tools. ISLPED 2001: 283-286
15EEYoungsoo Shin, Takayasu Sakurai: Estimation of power distribution in VLSI interconnects. ISLPED 2001: 370-375
2000
14EESeongsoo Lee, Takayasu Sakurai: Run-time power control scheme using software feedback loop for low-power real-time application. ASP-DAC 2000: 381-386
13EEKoichi Nose, Takayasu Sakurai: Optimization of VDD and VTH for low-power and high speed applications. ASP-DAC 2000: 469-474
12EENguyen Minh Duc, Takayasu Sakurai: Compact yet high performance (CyHP) library for short time-to-market with new technologies. ASP-DAC 2000: 475-480
11EETakayasu Sakurai: Design challenges for 0.1um and beyond: embedded tutorial. ASP-DAC 2000: 553-558
10EESeongsoo Lee, Takayasu Sakurai: Run-time voltage hopping for low-power real-time systems. DAC 2000: 806-809
9 Youngsoo Shin, Kiyoung Choi, Takayasu Sakurai: Power Optimization of Real-Time Embedded Systems on Variable Speed Processors. ICCAD 2000: 365-368
8EEKoichi Nose, Soo-Ik Chae, Takayasu Sakurai: Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage (poster session). ISLPED 2000: 228-230
7EETakayasu Sakurai: Reducing Power Consumption of CMOS VLSI's through VDD and VTH Control. ISQED 2000: 417-424
6EEKoichi Nose, Takayasu Sakurai: Analysis and future trend of short-circuit power. IEEE Trans. on CAD of Integrated Circuits and Systems 19(9): 1023-1030 (2000)
1998
5 Hiroshi Kawaguchi, Takayasu Sakurai: Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines. ASP-DAC 1998: 35-43
4EEKoichi Nose, Takayasu Sakurai: Integrated Current Sensing Device for Micro IDDQ Test. Asian Test Symposium 1998: 323-326
1996
3EETadahiro Kuroda, Tetsuya Fujita, Shinji Mita, Toshiaki Mori, Kenji Matsuo, Masakazu Kakumu, Takayasu Sakurai: Substrate noise influence on circuit performance in variable threshold-voltage scheme. ISLPED 1996: 309-312
1993
2 Takayasu Sakurai: High-Speed Circuit Design with Scaled-Down MOSFET's and Low Supply Voltage. ISCAS 1993: 1487-1490
1992
1EETakayasu Sakurai, Bill Lin, A. Richard Newton: Fast simulated diffusion: an optimization algorithm for multiminimum problems and its application to MOSFET model parameter extraction. IEEE Trans. on CAD of Integrated Circuits and Systems 11(2): 228-234 (1992)

Coauthor Index

1Jin-Hong Ahn [23]
2Kazuo Aisaka [26]
3Danardono Dwi Antono [30] [33] [39]
4Toshiyuki Aritsuka [26]
5Kerry Bernstein [25]
6David Blaauw (David T. Blaauw) [25]
7Soo-Ik Chae [8]
8H.-Y. Choi [34]
9Hoon-Dae Choi [27]
10Hun-Dae Choi [34]
11Hyun-Young Choi [27]
12Kiyoung Choi [9]
13Jin-Yong Chung [23]
14Nguyen Minh Duc [12]
15Jerry Frenkil [25]
16Tetsuya Fujita [3]
17Masayuki Hirabayashi [16]
18Toshiro Hiramoto [17]
19Mark Horowitz [25]
20Kenichi Inagaki [27] [30] [33]
21Mari Inoue [36]
22Takashi Inukai [17]
23Koichiro Ishibashi [26]
24Koichi Ishida [35] [37]
25Hiroki Ishikuro [37]
26Masakazu Kakumu [3]
27Kouichi Kanda [27]
28Hiroshi Kawaguchi [5] [18] [26] [27] [28] [29] [30] [32] [33] [34] [38] [39]
29Daejeong Kim [27]
30Dong Myong Kim [27]
31Young-Hee Kim [23]
32Tadahiro Kuroda [3] [31] [36]
33Seongsoo Lee [10] [14] [18] [20]
34Seungjun Lee [20]
35Bill Lin [1]
36Kenji Matsuo [3]
37Kyeong-Sik Min [23] [27] [34]
38Satoshi Misaka [26]
39Shinji Mita [3]
40Noriyuki Miura [31] [36]
41Daisuke Mizoguchi [31]
42Masayuki Mizuno [36]
43Toshiaki Mori [3]
44Yoshihiro Nakagawa [36]
45Wolfgang Nebel [25]
46A. Richard Newton [1]
47Kiichi Niitsu [36]
48Koichi Nose [4] [6] [8] [13] [16] [22]
49Jan M. Rabaey [25]
50Fayez Robert Saliba [27] [38]
51Youngsoo Shin [9] [15] [19] [28]
52Dennis Sylvester [25]
53Masamoto Tago [36]
54Makoto Takamiya [37]
55Atit Tamtrakarn [35] [37]
56Keisuke Toyama [26]
57Canh Quang Tran [29] [32]
58Kunio Uchiyama [26]
59Andrew Yang [25]
60Gang Zhang [18]

Colors in the list of coauthors

Copyright © Wed May 28 02:56:03 2008 by Michael Ley (ley@uni-trier.de)